Inicio / Questa AutoCheck

Questa AutoCheck

A fully automatic formal bug hunting app that finds bugs due to common RTL coding errors

Questa AutoCheck helps you to find bugs early in your design. It automatically generates properties to support an ever-growing variety of static and dynamic checks such as dead code analysis, finite state machine deadlock, combinatorial loops, and liveness; covering common design errors and unimagined corner cases.

Questa Formal Solutions

Questa AutoCheck is provided by Siemens Digital Industries. It is part of the Questa Formal Solutions, which gives the "Power of Formal" both to everyone and to experts.

Understanding formal methods for use in DO-254 programs

White Paper

This paper seeks to take the mystery out of the use of formal methods for hardware verification. In this discussion, we will first explain formal methods as clearly and concisely as possible. We will then look at the state of the industry and the changes over the last decade or so that have enabled the widespread use of formal methods for hardware verification. With this knowledge in-hand, we will examine and explain the contents of DO-254 Appendix B 3.3.3 “Formal Methods.” Finally, we will bring this information together and provide recommendations for using formal methods on a DO- 254 project.

Questa AutoCheck Benefits

questa-autocheck-blue

Easy-to-use, push-button bug hunting

  • No knowledge of formal or ABV is required!
  • Automatic assertion creation eliminates the need to write assertions
  • Leverages the common Questa Visualizer debug platform
questa-autocheck-green

Finds bugs early in the design cycle

  • Users can start verifying as soon as RTL code is written or changed
  • No testbench or assertions are necessary!
  • Users don’t have to bother writing simple tests
questa-autocheck-violet

Automatically improves design quality

  • Explores sequential design behavior to find corner-case bugs that will be missed by lint
  • Finds common functional design issues in registers, FSMs, buses, and memories

Find out more about lorem ipsium

Sorry, we couldn't find any posts. Please try a different search.

Find out more about Questa AutoCheck

Download the presentation to learn more about RTL debug and other features with Questa AutoCheck

Tools for Simulation and Verification

questa cdc - Clock Domain Crossing

Questa CDC

Questa CDC (Clock Domain Crossing) identifica los cruces de dominio de reloj utilizando el análisis...

Discover
HDL Designer - FPGA - ASIC

HDL Designer

HDL Designer es un potente entorno para analizar, crear y gestionar complejos diseños FPGA y...

Discover
questa advanced simulator

Questa Advanced Simulator

Questa Advanced Simulator logra un rendimiento y una capacidad líderes en la industria a través...

Discover
questa verification ip

Questa Verification IP

Questa Verification IP (QVIP) permite a los ingenieros hacer frente a la creciente variedad de...

Discover
Verificación del diseño FPGA con Questa Prime

Verificación del diseño FPGA con Questa Prime

Questa es la solución de verificación del diseño FPGA y ASIC. Consiste en un conjunto...

Discover
Análisis de cobertura de código FPGA

ModelSim

ModelSim ofrece un entorno completo y fácil de usar para llevar a cabo el análisis...

Discover

Do you want to receive more information about Questa AutoCheck?

Contact us and we will answer your doubts and curiosities as soon as possible.

    Acepto recibir comunicaciones ocasionales del Grupo Cadlog sobre productos, servicios y eventos gratuitos ofrecidos, así como otros contenidos que puedan ser de mi interés.

    He revisado la Política de Privacidad (ver enlace en el pie de página).

    Reserva una demo gratuita

    Gestión de datos de PCB

    Pide cita con uno de nuestros expertos técnicos para ver el software en acción.

    Te mostraremos sus ventajas y cómo aplicarlas para afrontar los desafíos concretos a los que se enfrenta tu empresa o equipo.

    Scroll al inicio